A novel tunable transconductor is presented. Input transistors operate in the triode region to achieve programmable voltage-to-current conversion. These transistors are kept in the triode region by a novel negative feedback loop which features simplicity, low voltage requirements, and high output resistance. A linearity analysis is carried out which demonstrates how the proposed transconductance tuning scheme leads to high linearity in a wide transconductance range. Measurement results for a 0.5 μm CMOS implementation of the transconductor show a transconductance tuning range of more than a decade (15 μA/V to 165 μA/V) and a total harmonic distortion of −67 dB at 1 MHz for an input of 1 V pp and a supply voltage of 1.8 V.
I. Introduction
The design of transconductors is a challenging task in emerging applications which demand high linearity and high dynamic range. Both requirements are difficult to achieve since the designer must preserve or even increase the circuit performance at reduced supply voltages, facing increased nonidealities of small geometry devices and the low power dissipation which is mandatory in modern designs, especially in wireless transceivers. The transconductor is a basic building block of many analog circuits. Due to process tolerances, some degree of programmability is required to control the main parameters of filters, variable gain amplifiers, or voltage-controlled oscillators.
Several studies have addressed the design of low-distortion transconductors, applying different techniques that linearize the voltage-to-current (V-I) conversion in the input stage. These methods mainly include source degeneration, signal attenuation, adaptive biasing, and cross-coupling [1] - [7] . The conventional source degeneration using passive resistors or MOS transistors is the preferred operational transconductance amplifier (OTA) linearization technique. The use of passive resistors precludes continuous tuning, while the use of MOS transistors precludes programmability of transconductance in a wide range. Besides these techniques, new OTA topologies and operation modes, such as weak and moderate inversion, have been exploited [8] , [9] . Transconductors using active resistors based on transistors operating in the triode region is a straightforward way to achieve a programmable linear V-I conversion. However, these circuits are typically not well suited to operate in low-voltage environments. We propose a novel and simple scheme to adjust the transconductance. It increases the output resistance and ensures linearity in a wide
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Transconductor with High Linearity range of transconductance tuning, requiring a low supply voltage for this kind of transconductor. The principle of operation of the circuit and the proposed control scheme is described in section II. Section III presents simulated and measured performance for a 0.5 μm CMOS implementation. Some conclusions are given in section IV. Finally, an appendix describes in detail the programmability-dependent harmonic distortion degradation.
II. Proposed Transconductor
Principle of Operation
Figure 1(a) illustrates the known regulated cascode technique to maintain constant the drain-source voltage of a triode transistor by using a feedback loop formed by a gain stage. This gain stage has been implemented in various ways [10] , [11] . Figure 1(b) shows the proposed implementation of the scheme of Fig. 1 (a) used in our transconductor. Linear V-I conversion is achieved by applying the input voltage to the gate of the triodeoperated transistor M 1a , and the remaining transistors are in saturation. The input transistor is kept in the triode region by means of a regulated cascode topology whose feedback loop is made by a flipped voltage follower (FVF) [12] formed by transistors M 6 and M 7 and the right-hand side bias current I B .
Transistors M 6 and M 7 implement a very low impedance node at the common source of M 5 and M 6 which sets the DC voltage at the drain of input transistor M 1a to a value equal to the tuning voltage V prog . Voltage at node X can be considered constant due to the very low resistance at node X provided by the FVF, which is given by r x =1/(g m6 ⋅g m7 ⋅r 6 ), where g m6 and g m7 are the small-signal transconductance gains of M 6 and M 7 , respectively; and r 6 is the small-signal output resistance of M 6 . This circuit solution based on the FVF scheme leads to a compact implementation. 
where A v =g m5 r o5 is the small-signal voltage gain provided by the common-source transistor M 5 . Note that the tuning voltage V prog of the circuit can be set to near 0 V. This allows a large tuning range to be achieved while a low level of distortion in the output current is maintained for a given input voltage range. The circuit of Fig. 1(a) contains two independent negative feedback loops. The first one is formed by the FVF (M 6 and M 7 ). It is a two-pole feedback loop, so proper design is required to enforce stability. The dominant pole corresponds to the highimpedance internal node (the drain of M 6 ), and the nondominant pole corresponds to node X. A stability analysis of the FVF is available in [12] , which shows that if the capacitance at node X is not very large (as in this study) stability can be readily enforced by choosing proper dimensions for transistors M 6 and M 7 . The situation is similar for the feedback loop formed by M 5 and M 2a . It is a two-pole feedback loop, where the dominant pole is set by the high-impedance node at the drain of M 5 , and the non-dominant pole is set by the low-impedance node at the source of M 2a . Again, choosing proper dimensions for M 2a and M 5 can enforce stability.
The complete scheme for the proposed pseudo-differential transconductor is shown in Fig. 2 . This figure includes the common-mode feedforward (CMFF) circuit required to set the common-mode current I CM and a conventional common-mode feedback (CMFB) circuit to fix the common-mode output voltage. The active load formed by transistors M 3a and M 4a is a voltage-controlled current source which ensures high output impedance.
To enforce that M 1 is kept in the triode region, the following condition must be satisfied for the entire input signal range:
where V i,CM and V id are the common-mode and differential input voltages, respectively, and V TN is the threshold voltage of the NMOS transistor. It is necessary that M 5 remains in the saturation region for the complete input range and the maximum value of V prog . To fulfill that V SD5 >V SG5 -V TP , the size of M 2 , M 5 (M 6 ), and the bias current I B must be carefully adjusted. A DC level shifter placed between the gate of M 2 and the drain of M 5 could be used to increase the dynamic range and relax the design requirements (mainly, avoiding too large an aspect ratio for M 2 ). 
The tunability of the transconductor requires a feedforward circuit to control the input common-mode current [13] . A current proportional to the common-mode input signal V i,CM and the control signal V prog denoted as I CM is generated and subtracted at the output nodes. This adaptive-bias circuit together with the CMFB circuit stabilizes the common-mode output voltage over the tuning range, which is mandatory for low voltage applications and high linearity levels. The combination of both CMFF and CMFB increases the CMRR of the proposed pseudo-differential topology. The practical cancellation of common-mode components requires good matching between transistors in the CMFF, CMFB, and the main transconductor, which can be achieved using conventional layout techniques.
An approximate expression for the large-signal drain current of the MOSFET input transistors operating in strong inversion and the ohmic region is given by
where 
Then, the differential output current is
and the linear dependence of the transconductance on V prog is
This expression reveals an ideal dependence of the transconductance on V prog .
According to the previous equations, the pseudo-differential transconductor achieves the ideal of perfect linearity. For a fixed V DS1 = V prog , (3) shows that the current in a transistor biased in the triode region is linearly proportional to the gate-source voltage. For modern small geometry transistors, this ideal linearity is not achieved, mainly due to short-channel effects, such as mobility reduction, and because the expression of drain current versus gate-source voltage has nonlinear terms. To reduce this effect, large-channel input transistors have been used.
Distortion Analysis
Harmonic distortion in the output current of the transconductor is mainly due to the variation of the M 1 drainto-source voltage. Indeed, assuming that the input differential voltage (that is, the gate-to-source voltage) is a pure sinusoid, if the drain-to-source voltage remains constant and equal to V prog , as in the ideal case, no distortion will arise at the output because M 1 is a triode-operated transistor. Hence, an AC v ds1a component superimposed on V prog must be considered to evaluate harmonic distortion. Under this condition, the gate-tosource and drain-to-source voltages of M 1 are given by V CM +v i+ and V prog +v ds1a , respectively, thus leading to an AC component of the M 1 drain current equal to
Voltage v ds1a (which is due to the second order effects as explained in the Appendix) may be expressed by the sum of various tones at frequency multiples of the fundamental. In particular, considering the high linearity of the overall transconductor, harmonics higher than the third harmonic can be ignored because their levels are significantly lower than the first two harmonics. Moreover, in adopting a power series approach in the frequency domain for the nonlinear elements, it is always possible to express v ds1a as a polynomial of the input voltage, through proper coefficients a i [14] , [15] 
where V i + is the amplitude of the input voltage. Substituting (8) into (7), disregarding all components at frequencies higher than 3ω, and evaluating the terms at frequency ω, 2ω, and 3ω, harmonic distortion factors HD 2 and HD 3 are obtained as follows:
where coefficients a i depend on biasing and transistors size. Their analytical expressions are derived in the appendix and shown in (A6)-(A8). The relationships given in (9) are useful since they allow evaluation of how biasing affects distortion, as is demonstrated in the next section, where simulated and experimental results are given.
Noise Analysis
Due to the relatively large transistor lengths employed and the high bandwidth of the transconductor, the contribution of thermal noise is dominant as compared to Flicker noise. The approximate expression for the thermal output current noise density can be written as
where k B is the Boltzmann's constant, T is the absolute temperature, g mi is the small-signal transconductance of transistor M i , g mB is the transconductance of the current source I B at the drain of M 5 , and r 1 is the resistance of the triode transistor M 1 . Note that, for large r 1 , the contribution of the current source M 4 dominates the output noise current, but for low r 1 output noise current is dominated by M 1 , M 5 , and I B .
III. Simulation and Experimental Results
The transconductor shown in Fig. 2 was designed and Table 1 . The common-mode input (output) voltage V i,CM (V o,CM ) was set to 1.3 V.
The linear performance of a transconductor is given by the input voltage range for which the transconductance is constant. The simulated DC transfer characteristics are shown in Fig. 3 . The differential output current for the tuning interval from V prog = 25 mV to 250 mV is shown in Fig. 3(a) , and the corresponding transconductance (dI o /dV id ) is shown in Fig. 3(b) for values between 15 μA/V and 165 μA/V. Note the excellent linearity obtained in a large tuning range. This interval allows Gm-C filters based on this transconductor to operate in a wide frequency range.
For the nominal transconductance corresponding to V prog = 125 mV, the common-mode input current I CM = 43 µA; therefore, the power consumption of the core transconductor together with the CMFF circuit is 170 μA. The CMFB circuit adds an extra current of 30 µA. Thus, the total quiescent power dissipation is approximately 360 µW. Figure 4 shows a microphotograph of the fabricated chip with 0.054 mm 2 of silicon area. Figure 5 shows the measured total harmonic distortion (THD) results for a differential input signal of 1 MHz and variable voltage amplitude. The transconductor was loaded with a load resistance R L = 1/Gm to convert the output current into voltage. The bandwidth for the proposed transconductor is 22 MHz. Figure 6 shows the measured output spectrum for a 1 MHz input signal of peak-to-peak amplitude of 1 V, featuring −67 dB of THD for the nominal transconductance at V prog = 125 mV. Note that this result is in agreement with the theoretical analysis developed in subsection II.2. In particular, due to the balanced structure of the transconductor, THD is mainly affected by the HD 3 expressed by (9b) which is plotted in Fig. 7 . Note also that there is a wide range for V prog where the transconductor operates with very high linearity. However, for values of V prog higher than 150 mV, distortion significantly increases.
The high-frequency performance of the transconductor was evaluated by applying a two-tone input signal at 9.95 MHz and 10.05 MHz, respectively, with 1 V peak to peak for each input tone. The circuit maintains a moderate linearity with a measured IM3 of -55 dB as shown in Fig. 8 . Table 2 summarizes the main performance parameters of the transconductor, and Table 3 compares various OTA parameters of the proposed transconductor with those presented in recent works. Note that *RBW 1 kHz *VBW 100 Hz SWT 8 s the results of our proposed transconductor are comparable to recent high linearity transconductors featuring a high input level/power supply ratio. The proposed transconductor can be used in continuous-time filters with high linearity requirements without increasing the complexity. This is due to the control branch shown in Fig. 2 which gives the common-mode current, which can be generated only once and is mirrored to all the transconductors. Furthermore, when various transconductors in the filter have common output nodes, they can share a CMFB circuit, which leads to more compact filter topologies.
IV. Conclusion
A novel control scheme for a CMOS triode transconductor was presented. A theoretical distortion analysis demonstrated that linearity is preserved for a large transconductance range.
The circuit achieves high linearity with a compact topology. Experimental results confirmed the favorable features of the circuit. The transconductor achieved a THD of −67 dB for a
In this appendix, the expression of coefficients a i appearing in the polynomial (8) Since i D5 is always equal to I B , which is a constant current, the AC components v d5 and v g5 appearing in (A1) (the source voltage at node X is kept constant by the FVF) must cancel . The AC component of the drain current of M 1a has been derived in the main text in (7), and its result is equal to
However, it can be also obtained as the current of transistor M 2a in saturation by
Equating (A3) with (A4) and substituting (A2) for v g2a in the resulting expression, a relationship containing only v ds1a and v i+ is found:
Finally, substituting (8) into (A5) and equating the terms with the same exponential, coefficients a i are found, and the result is equal to 
